

---

---

**Information technology — Coding of  
audio-visual objects —**

Part 9:  
**Reference hardware description**

*Technologies de l'information — Codage des objets audiovisuels —  
Partie 9: Description de matériel de référence*

**PDF disclaimer**

This PDF file may contain embedded typefaces. In accordance with Adobe's licensing policy, this file may be printed or viewed but shall not be edited unless the typefaces which are embedded are licensed to and installed on the computer performing the editing. In downloading this file, parties accept therein the responsibility of not infringing Adobe's licensing policy. The ISO Central Secretariat accepts no liability in this area.

Adobe is a trademark of Adobe Systems Incorporated.

Details of the software products used to create this PDF file can be found in the General Info relative to the file; the PDF-creation parameters were optimized for printing. Every care has been taken to ensure that the file is suitable for use by ISO member bodies. In the unlikely event that a problem relating to it is found, please inform the Central Secretariat at the address given below.



**COPYRIGHT PROTECTED DOCUMENT**

© ISO/IEC 2009

All rights reserved. Unless otherwise specified, no part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from either ISO at the address below or ISO's member body in the country of the requester.

ISO copyright office  
Case postale 56 • CH-1211 Geneva 20  
Tel. + 41 22 749 01 11  
Fax + 41 22 749 09 47  
E-mail [copyright@iso.org](mailto:copyright@iso.org)  
Web [www.iso.org](http://www.iso.org)

Published in Switzerland

# Contents

Page

Foreword.....	v
Introduction.....	vii
<b>1</b> <b>Scope .....</b>	<b>1</b>
<b>2</b> <b>Copyright disclaimer for HDL software modules .....</b>	<b>1</b>
<b>3</b> <b>Abbreviated terms .....</b>	<b>2</b>
<b>4</b> <b>HDL software availability .....</b>	<b>2</b>
<b>5</b> <b>HDL coding format and standards.....</b>	<b>2</b>
<b>5.1</b> <b>HDL standards and libraries.....</b>	<b>2</b>
<b>5.2</b> <b>Conditions and tools for the synthesis of HDL modules .....</b>	<b>3</b>
<b>5.3</b> <b>Conformance with the reference software.....</b>	<b>3</b>
<b>6</b> <b>Integrated Framework supporting the “Virtual Socket” between HDL modules described in Part 9 and the MPEG Reference Software (Implementation 1). .....</b>	<b>3</b>
<b>6.1</b> <b>Introduction .....</b>	<b>3</b>
<b>6.2</b> <b>Addressing .....</b>	<b>4</b>
<b>6.3</b> <b>Memory Map.....</b>	<b>4</b>
<b>6.4</b> <b>Hardware Accelerator Interface.....</b>	<b>6</b>
<b>6.5</b> <b>User Hardware Accelerator Sockets.....</b>	<b>12</b>
<b>7</b> <b>Integrated Framework supporting the “Virtual Socket” between HDL modules described in Part 9 and the MPEG Reference Software (Implementation 2). .....</b>	<b>14</b>
<b>7.1</b> <b>Introduction .....</b>	<b>14</b>
<b>7.2</b> <b>Development Example of a Typical Module : Calc_Sum_Product Module.....</b>	<b>14</b>
<b>7.3</b> <b>Second Example of a Typical Module : fifo_transfer module .....</b>	<b>18</b>
<b>7.4</b> <b>Integrating the Multi-Modules within the Framework .....</b>	<b>23</b>
<b>7.5</b> <b>Calc_Sum_Product Module Controller (memory data transfer) .....</b>	<b>30</b>
<b>7.6</b> <b>Simulation of the whole system .....</b>	<b>44</b>
<b>7.7</b> <b>Debug Menu .....</b>	<b>46</b>
<b>8</b> <b>Integrated Framework supporting the “Virtual Socket” between HDL modules described in Part 9 and the MPEG Reference Software (Implementation 3). .....</b>	<b>47</b>
<b>8.1</b> <b>An Integrated Virtual Socket Hardware-Accelerated Co-design Platform for MPEG-4 .....</b>	<b>47</b>
<b>8.2</b> <b>Reference for Virtual Socket API Function Calls.....</b>	<b>72</b>
<b>8.3</b> <b>Tutorial on the Integrated Virtual Socket Hardware-Accelerated Co-design Platform for MPEG-4 Part 9 Implementation 3 .....</b>	<b>95</b>
<b>8.4</b> <b>An Integration of the MPEG-4 Part 10/AVC DCT/Q Hardware Module into the Virtual Socket Co-design Platform.....</b>	<b>140</b>
<b>8.5</b> <b>Migrating Virtual Socket Hardware-Accelerated Co-design Platform From WildCard-II to WildCard-4.....</b>	<b>153</b>
<b>9</b> <b>Integrated Framework supporting the “Virtual Socket” between HDL modules described in Part 9 and the MPEG Reference Software: Implementation 4 - Virtual Memory Extension.....</b>	<b>167</b>
<b>9.1</b> <b>Introduction .....</b>	<b>167</b>
<b>9.2</b> <b>Overview of the “Virtual Socket Platform” implementation 4.....</b>	<b>167</b>
<b>9.3</b> <b>Development information .....</b>	<b>171</b>
<b>9.4</b> <b>Technical details.....</b>	<b>172</b>
<b>9.5</b> <b>How to build the platform .....</b>	<b>196</b>
<b>9.6</b> <b>Simulation of the platform .....</b>	<b>203</b>
<b>9.7</b> <b>Synthesis of the platform.....</b>	<b>209</b>
<b>9.8</b> <b>Building the platform system software .....</b>	<b>212</b>
<b>9.9</b> <b>How to use the platform.....</b>	<b>214</b>

9.10	Understanding VHDL code.....	216
9.11	Appendix.....	220
9.12	Glossary.....	222
10	HDL MODULES.....	225
10.1	INVERSE QUANTIZER HARDWARE IP BLOCK FOR MPEG-4 PART 2.....	225
10.2	2-D IDCT HARDWARE IP BLOCK FOR MPEG-4 PART 2.....	232
10.3	VLD+IQ+IDCT for MPEG-4 Part 2.....	242
10.4	A SYSTEM C MODEL FOR 2X2 HADAMARD TRANSFORM AND QUANTIZATION FOR MPEG-4 PART 10.....	247
10.5	A VHDL HARDWARE BLOCK FOR 2X2 HADAMARD TRANSFORM AND QUANTIZATION WITH APPLICATION TO MPEG-4 PART 10 AVC.....	256
10.6	A SYSTEMC MODEL FOR 4X4 HADAMARD TRANSFORM AND QUANTIZATION FOR MPEG-4 PART 10.....	262
10.7	A VHDL HARDWARE IP BLOCK FOR 4X4 HADAMARD TRANSFORM AND QUANTIZATION FOR MPEG-4 PART 10 AVC.....	269
10.8	A HARDWARE BLOCK FOR THE MPEG-4 PART 10 4X4 DCT-LIKE TRANSFORMATION AND QUANTIZATION.....	275
10.9	A SYSTEMC MODEL FOR THE MPEG-4 PART 10 4X4 DCT-LIKE TRANSFORMATION AND QUANTIZATION.....	281
10.10	A 8X8 INTEGER APPROXIMATION DCT TRANSFORMATION AND QUANTIZATION SYSTEMC IP BLOCK FOR MPEG-4 PART 10 AVC.....	289
10.11	INTEGER APPROXIMATION OF 8X8 DCT TRANSFORMATION AND QUANTIZATION, A HARDWARE IP BLOCK FOR MPEG-4 PART 10 AVC.....	299
10.12	A VHDL CONTEXT-BASED ADAPTIVE VARIABLE LENGTH CODING (CAVLC) IP BLOCK FOR MPEG-4 PART 10 AVC.....	306
10.13	A VERILOG HARDWARE IP BLOCK FOR SA-DCT FOR MPEG-4.....	311
10.14	A VERILOG HARDWARE IP BLOCK FOR SA-IDCT FOR MPEG-4.....	322
10.15	A VERILOG HARDWARE IP BLOCK FOR 2D-DCT (8X8).....	335
10.16	SHAPE CODING BINARY MOTION ESTIMATION HARDWARE ACCELERATION MODULE.....	344
10.17	A SIMD ARCHITECTURE FOR FULL SEARCH BLOCK MATCHING ALGORITHM.....	358
10.18	HARDWARE MODULE FOR MOTION ESTIMATION (4xPE).....	367
10.19	A IP BLOCK FOR H.264/AVC QUARTER PEL FULL SEARCH VARIABLE BLOCK MOTION ESTIMATION.....	381
10.20	AN IP BLOCK FOR VARIABLE BLOCK SIZE MOTION ESTIMATION IN H.264/MPEG-4 AVC.....	389
10.21	An IP Block for MPEG-4 Part 10 AVC Deblocking Filter.....	400
10.22	A HW BLOCK FOR MPEG-4 PART 10 AVC CONTEXT ADAPTIVE VARIABLE LENGTH CODING (CAVLC).....	407
10.23	HARDWARE IMPLEMENTATION OF FULL SEARCH MPEG-4 PART 10 AVC MOTION ESTIMATION.....	421
Annex A	(Informative) Specification of directory structure for reference SW, HDL and documentation files of MPEG-4 Part 9 Reference HW Description.....	433
A.1	Introduction.....	433
A.2	Directory Structure of TR SW Modules.....	433
	CVS Module Name.....	434
	Integration Framework Version.....	435
	Reference Software Version and Modifications.....	435
Annex B	(Informative) Tutorial on Part 9 CVS Client Installation & Operation.....	436
Annex C	(Informative) Additional utility software.....	446
Annex D	(Informative) Providers of reference hardware code.....	447
Bibliography	.....	448

## Foreword

ISO (the International Organization for Standardization) and IEC (the International Electrotechnical Commission) form the specialized system for worldwide standardization. National bodies that are members of ISO or IEC participate in the development of International Standards through technical committees established by the respective organization to deal with particular fields of technical activity. ISO and IEC technical committees collaborate in fields of mutual interest. Other international organizations, governmental and non-governmental, in liaison with ISO and IEC, also take part in the work. In the field of information technology, ISO and IEC have established a joint technical committee, ISO/IEC JTC 1.

International Standards are drafted in accordance with the rules given in the ISO/IEC Directives, Part 2.

The main task of the joint technical committee is to prepare International Standards. Draft International Standards adopted by the joint technical committee are circulated to national bodies for voting. Publication as an International Standard requires approval by at least 75 % of the national bodies casting a vote.

In exceptional circumstances, the joint technical committee may propose the publication of a Technical Report of one of the following types:

- type 1, when the required support cannot be obtained for the publication of an International Standard, despite repeated efforts;
- type 2, when the subject is still under technical development or where for any other reason there is the future but not immediate possibility of an agreement on an International Standard;
- type 3, when the joint technical committee has collected data of a different kind from that which is normally published as an International Standard (“state of the art”, for example).

Technical Reports of types 1 and 2 are subject to review within three years of publication, to decide whether they can be transformed into International Standards. Technical Reports of type 3 do not necessarily have to be reviewed until the data they provide are considered to be no longer valid or useful.

Attention is drawn to the possibility that some of the elements of this document may be the subject of patent rights. ISO and IEC shall not be held responsible for identifying any or all such patent rights.

ISO/IEC TR 14496-9, which is a Technical Report of type 3, was prepared by Joint Technical Committee ISO/IEC JTC 1, *Information technology*, Subcommittee SC 29, *Coding of audio, picture, multimedia and hypermedia information*.

This third edition cancels and replaces the second edition (ISO/IEC TR 14496-9:2008) which has been technically revised.

ISO/IEC 14496 consists of the following parts, under the general title *Information technology — Coding of audio-visual objects*:

- *Part 1: Systems*
- *Part 2: Visual*
- *Part 3: Audio*
- *Part 4: Conformance testing*
- *Part 5: Reference software*

- *Part 6: Delivery Multimedia Integration Framework (DMIF)*
- *Part 7: Optimized reference software for coding of audio-visual objects [Technical Report]*
- *Part 8: Carriage of ISO/IEC 14496 contents over IP networks*
- *Part 9: Reference hardware description [Technical Report]*
- *Part 10: Advanced Video Coding*
- *Part 11: Scene description and application engine*
- *Part 12: ISO base media file format*
- *Part 13: Intellectual Property Management and Protection (IPMP) extensions*
- *Part 14: MP4 file format*
- *Part 15: Advanced Video Coding (AVC) file format*
- *Part 16: Animation Framework eXtension (AFX)*
- *Part 17: Streaming text format*
- *Part 18: Font compression and streaming*
- *Part 19: Synthesized texture streaming*
- *Part 20: Lightweight Application Scene Representation (LAsE<sub>R</sub>) and Simple Aggregation Format (SAF)*
- *Part 21: MPEG-J Graphical Framework eXtension (GFX)*
- *Part 22: Open Font Format*
- *Part 23: Symbolic Music Representation*
- *Part 24: Audio and systems interaction*
- *Part 25: 3D Graphics Compression Model*

## Introduction

The main goal of this Technical Report is to facilitate a more widespread use of the MPEG-4 standard.

Design methodologies of the EDA industry have evolved from schematics to Hardware Description Languages (HDLs) to address the needs of the vast number of gates available on a single device. The increased number of gates allowed more elaborate algorithms to be deployed but also required a shift in design paradigm to handle the complexity created. Through HDLs, more complicated systems could be designed faster through the enabling technology of synthesis of the HDL code towards different silicon technologies where trade offs could be explored. Now the EDA industry again faces challenges where HDLs may not provide the level of abstraction needed for system designers to evaluate system level parameters and complexity issues. There have been a number of tool investigations under way to address this problem. Profiling tools aid in exposing bottlenecks in an abstract way so that early design decisions can be made. C to gates tools allow a C based simulation environment while also enabling direct synthesis to gates for hardware acceleration.

In conclusion, it is the aim of this Technical Report to enable more widespread use of the MPEG-4 standard through reference hardware descriptions and close integration with MPEG-4 Part 7 Optimized Reference Software. Additionally, it is aimed that exposure to such a platform will enable a more systematic way to investigate the complexity of new codecs and open up the algorithm search space with an order of magnitude more compute cycles.

# Information technology — Coding of audio-visual objects —

## Part 9: Reference hardware description

### 1 Scope

This part of ISO/IEC 14496 specifies descriptions of the main video coding tools in hardware description language (HDL) form. Such alternative descriptions to the ones that are reported in ISO/IEC 14496-2, ISO/IEC 14496-5 and ISO/IEC TR 14496-7 correspond to the need of providing the public with conformant standard descriptions that are closer to the starting point of the development of codec implementations than textual descriptions or pure software descriptions. This part of ISO/IEC 14496 contains conformant descriptions of video tools that have been validated within the recommendation ISO/IEC TR 14496-7.